|
Scratchpad memory (SPM), also known as scratchpad, scatchpad RAM or local store in computer terminology, is a high-speed internal memory used for temporary storage of calculations, data, and other work in progress. In reference to a microprocessor ("CPU"), scratchpad refers to a special high-speed memory circuit used to hold small items of data for rapid retrieval. It is similar to the usage and size of a scratchpad in life: a pad of paper for preliminary notes or sketches or writings, etc. It can be considered similar to the L1 cache in that it is the next closest memory to the ALU after the internal registers, with explicit instructions to move data to and from main memory, often using DMA-based data transfer.〔: "3.2 Scratchpad model .. The scratchpad memory uses software to control the location assignment of data."〕 In contrast to a system that uses caches, a system with scratchpads is a system with Non-Uniform Memory Access latencies, because the memory access latencies to the different scratchpads and the main memory vary. Another difference from a system that employs caches is that a scratchpad commonly does not contain a copy of data that is also stored in the main memory. Scratchpads are employed for simplification of caching logic, and to guarantee a unit can work without main memory contention in a system employing multiple processors, especially in multiprocessor system-on-chip for embedded systems. They are mostly suited for storing temporary results (as it would be found in the CPU stack) that typically wouldn't need to always be committing to the main memory; however when fed by DMA, they can also be used in place of a cache for mirroring the state of slower main memory. The same issues of locality of reference apply in relation to efficiency of use; although some systems allow strided DMA to access rectangular data sets. Another difference is that scratchpads are explicitly manipulated by applications. Scratchpads are not used in mainstream desktop processors where generality is required for legacy software to run from generation to generation, in which the available on-chip memory size may change. They are better implemented in embedded systems, special-purpose processors and game consoles, where chips are often manufactured as MPSoC, and where software is often tuned to one hardware configuration. ==Examples of use== * Fairchild F8 of 1975 contained 64 bytes of scratchpad. * Cyrix 6x86 is the only x86-compatible desktop processor to incorporate a dedicated scratchpad. * SuperH, used in Sega's consoles, could lock cachelines to an address outside of main memory for use as a scratchpad. * Sony's PS1's R3000 had a scratchpad instead of an L1 cache. It was possible to place the CPU stack here, an example of the temporary workspace usage. * Adapteva's Epiphany parallel coprocessor features local-stores for each core, connected by a network on a chip, with DMA possible between them and off-chip links (possibly to DRAM). The architecture is similar to Sony's Cell, except all cores can directly address each others scratchpads. * Sony's PS2 Emotion Engine employed a 16 KB scratchpad, to and from which DMA transfers could be issued to its GS, and main memory. * Cell's SPEs are restricted purely to working in their "local-store", relying on DMA for transfers from/to main memory and between local stores, much like a scratchpad. In this regard, additional benefit is derived from the lack of hardware to check and update coherence between multiple caches: the design takes advantage of the assumption that each processor's workspace is separate and private. It is expected this benefit will become more noticeable as the number of processors scales into the "many-core" future. Yet because of the elimination of some hardware logics, the data and instructions of applications on SPEs must be managed through software if the whole task on SPE can not fit in local store.〔J. Lu, K. Bai, A. Shrivastava, ("SSDM: Smart Stack Data Management for Software Managed Multicores (SMMs)" ), ''Design Automation Conference (DAC)'', June 2–6, 2013〕〔K. Bai, A. Shrivastava, ("Automatic and Efficient Heap Data Management for Limited Local Memory Multicore Architectures" ), ''Design Automation and Test in Europe (DATE)'', 2013〕〔K. Bai, J. Lu, A. Shrivastava, B. Holton, ("CMSM: An Efficient and Effective Code Management for Software Managed Multicores" ), ''CODES+ISSS'', 2013〕 * Many other processors allow L1 cache lines to be locked. * Most digital signal processors use a scratchpad. Many past 3D accelerators and game consoles (including the PS2) have used DSPs for vertex transformations. This differs from the stream based approach of modern GPUs which have more in common with a CPU cache's functions. * NVIDIA's 8800 GPU running under CUDA provides 16 KB of scratchpad (NVIDIA calls it Shared Memory) per thread-bundle when being used for GPGPU tasks. Scratchpad also was used in later Fermi GPU (GeForce 400 Series). * Ageia's PhysX chip utilizes scratchpad RAM in a manner similar to the Cell; its theory states that a cache hierarchy is of less use than software managed physics and collision calculations. These memories are also banked and a switch manages transfers between them. 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「Scratchpad memory」の詳細全文を読む スポンサード リンク
|